

What is claimed is:

1. A method of fabricating an interconnect structure, comprising:
 - (a) providing a substrate having a film stack comprising sequentially formed on the substrate a first barrier layer, a conductive layer embedded in a first dielectric layer, a second barrier layer, a second dielectric layer, and a cap layer;
 - (b) etching a via hole in the cap layer and the second dielectric layer;
 - (c) filling a portion of a depth of the via hole with a masking material;
 - (d) etching in-situ the cap layer, a trench in the second dielectric layer, the masking material, and the second barrier layer; and
 - (e) metallizing the via hole and the trench.
2. The method of claim 1 wherein the cap layer comprises SiO_xN_y , where x and y are integers.
3. The method of claim 1 wherein the first dielectric layer and the second dielectric layer comprises at least one of carbon doped silicon oxide, organic doped silicon glass, and fluorine doped silicon glass.
4. The method of claim 1 wherein the first barrier layer and the second barrier layer comprises at least one of SiO_2 , SiC, and Si_3N_4 .
5. The method of claim 1 wherein the conductive layer comprises at least one of Cu, Al, Ta, W, Ti, TaN, and TiN.
6. The method of claim 1 wherein the masking material is selected from a group consisting of an organic material and photoresist.
7. The method of claim 1 wherein the step (b) further comprises:
 - forming a first patterned etch mask on the cap layer to define the via hole;
 - etching the via hole providing CF_4 and N_2 at a flow ratio $\text{CF}_4:\text{N}_2$ in a range from 1:1 to 1:5; and
 - stripping the first patterned etch mask.

8. The method of claim 1 wherein the step (c) further comprises:
applying the masking material to the substrate to fill the via hole; and
etching back the masking material until the masking material is removed from the via hole to a pre-determined depth that is smaller than a depth of the trench.
9. The method of claim 8 wherein the etching step further comprises:
providing O₂ at a flow rate from about 100 to 1000 sccm;
maintaining a chamber pressure at about 5 to 200 mT; and
applying a cathode bias power between 100 and 400 W.
10. The method of claim 1 wherein the step (d) further comprises:
forming on the cap layer a second patterned etch mask to define the trench; and
stripping the second patterned etch mask contemporaneously with etching the masking material.
11. The method of claim 1 wherein the step (d) further comprises:
using a very high frequency (VHF) high-density plasma and a selectively controlled cathode bias power.
12. The method of claim 11 wherein the VHF is about 160 MHz.
13. The method of claim 12 wherein the cathode bias power is applied in a range from 0 to about 3000 W at a frequency in a range from about 50 kHz to 13.6 MHz.
14. The method of claim 11 wherein the step of etching the cap layer further comprises:
providing CF₄ and N₂ at a flow ratio CF₄:N₂ in a range from 1:1 to 1:5;
applying a source power between about 0 and 2000 W; and
applying a cathode bias power between 400 and 1200 W.
15. The method of claim 11 wherein the step of etching the trench further comprises:
providing CF₄ and N₂ at a flow ratio CF₄:N₂ in a range from 1:1.2 to 17:1;
applying a source power between about 1000 and 2000 W; and

applying a cathode bias power between 800 and 1800 W.

16. The method of claim 11 wherein the step of etching the masking material further comprises:

- providing O₂ at a flow rate from about 300 to 1000 sccm;
- maintaining a chamber pressure at about 5 to 200 mT;
- applying a source power between about 200 and 2000 W; and
- applying a cathode bias power between 100 and 400 W.

17. The method of claim 11 wherein the step of etching the second barrier layer further comprises:

- providing CF₄ and CF₄ at a flow ratio CF₄: CF₄ in a range from 1:5 to 10:1;
- applying a source power between about 200 and 600 W; and
- applying a cathode bias power between 200 and 400 W.

18. An integrated circuit device comprising an interconnect structure fabricated using a method, comprising:

- (a) providing a substrate having a film stack comprising sequentially formed on the substrate a first barrier layer, a conductive layer embedded in a first dielectric layer, a second barrier layer, a second dielectric layer, and a cap layer;

- (b) etching a via hole in the cap layer and the second dielectric layer;

- (c) filling a portion of a depth of the via hole with a masking material;

- (d) etching in-situ the cap layer, a trench in the second dielectric layer, the masking material, and the second barrier layer; and

- (e) metallizing the via hole and the trench.

19. The device of claim 18 wherein the cap layer comprises SiO_xN_y, where x and y are integers.

20. The device of claim 18 wherein the first dielectric layer and the second dielectric layer comprises at least one of carbon doped silicon oxide, organic doped silicon glass, and fluorine doped silicon glass.

21. The device of claim 18 wherein the first barrier layer and the second barrier layer comprises at least one of SiO_2 , SiC , and Si_3N_4 .
22. The device of claim 18 wherein the conductive layer comprises at least one of Cu, Al, Ta, W, Ti, TaN, and TiN.
23. The device of claim 18 wherein the masking material is selected from a group consisting of an organic material and photoresist.
24. The device of claim 18 wherein the step (b) further comprises:
forming a first patterned etch mask on the cap layer to define the via hole;
etching the via hole providing CF_4 and N_2 at a flow ratio $\text{CF}_4:\text{N}_2$ in a range from 1:1 to 1:5; and
stripping the first patterned etch mask.
25. The device of claim 18 wherein the step (c) further comprises:
applying the masking material to the substrate to fill the via hole; and
etching back the masking material until the masking material is removed from the via hole to a pre-determined depth that is smaller than a depth of the trench.
26. The device of claim 25 the etching step further comprises:
providing O_2 at a flow rate from about 100 to 1000 sccm;
maintaining a chamber pressure at about 5 to 200 mT; and
applying a cathode bias power between 100 and 400 W.
27. The device of claim 18 wherein the step (d) further comprises:
forming on the cap layer a second patterned etch mask to define the trench; and
stripping the second patterned etch mask contemporaneously with etching the masking material.
28. The device of claim 18 wherein the step (d) further comprises:
using a very high frequency (VHF) high-density plasma and a selectively controlled cathode bias power.

29. The device of claim 28 wherein the VHF is about 160 MHz.
30. The device of claim 29 wherein the cathode bias power is applied in a range from 0 to about 3000 W at a frequency in a range from about 50 kHz to 13.6 MHz.
31. The device of claim 28 wherein the step of etching the cap layer further comprises:
- providing CF_4 and N_2 at a flow ratio $\text{CF}_4:\text{N}_2$ in a range from 1:1 to 1:5;
 - applying a source power between about 0 and 2000 W; and
 - applying a cathode bias power between 400 and 1200 W.
32. The device of claim 28 wherein the step of etching the trench further comprises:
- providing CF_4 and N_2 at a flow ratio $\text{CF}_4:\text{N}_2$ in a range from 1:1.2 to 17:1;
 - applying a source power between about 1000 and 2000 W; and
 - applying a cathode bias power between 800 and 1800 W.
33. The device of claim 28 wherein the step of etching the masking material further comprises:
- providing O_2 at a flow rate from about 300 to 1000 sccm;
 - maintaining a chamber pressure at about 5 to 200 mT;
 - applying a source power between about 200 and 2000 W; and
 - applying a cathode bias power between 100 and 400 W.
34. The device of claim 28 wherein the step of etching the second barrier layer further comprises:
- providing CF_4 and CF_4 at a flow ratio $\text{CF}_4:\text{CF}_4$ in a range from 1:5 to 10:1;
 - applying a source power between about 200 and 600 W; and
 - applying a cathode bias power between 200 and 400 W.
35. A computer-readable medium containing software that, when executed by a computer, causes a processing system to fabricate an interconnect structure using a method, comprising:
- (a) providing a substrate having a film stack comprising sequentially formed on the substrate a first barrier layer, a conductive layer embedded in a first dielectric layer,

a second barrier layer, a second dielectric layer, and a cap layer;

(b) etching a via hole in the cap layer and the second dielectric layer;

(c) filling a portion of a depth of the via hole with a masking material;

(d) etching in-situ the cap layer, a trench in the second dielectric layer, the masking material, and the second barrier layer; and

(e) metallizing the via hole and the trench.

36. The computer-readable medium of claim 35 wherein the step (b) further comprises:

forming a first patterned etch mask on the cap layer to define the via hole; and stripping the first patterned etch mask after the via hole is formed.

37. The computer-readable medium of claim 35 wherein the step (c) further comprises:

applying the masking material to the substrate to fill the via hole; and etching back the masking material until the masking material is removed from the via hole to a pre-determined depth that is smaller than a depth of the trench.

38. The computer-readable medium of claim 35 wherein the step (d) further comprises:

forming on the cap layer a second patterned etch mask to define the trench; and stripping the second patterned etch mask contemporaneously with etching the masking material.

39. The computer-readable medium of claim 35 wherein the step (d) further comprises:

using a very high frequency (VHF) high-density plasma and a selectively controlled cathode bias power.